Outils personnels
Vous êtes ici : Accueil Papers/Presentations IJISCE, may 2010
Actions sur le document

IJISCE, may 2010

Par Emmanuel CasseauDernière modification 20/07/2010 11:47

S. Khan, E. Casseau, D. Menard, "High speed reconfigurable SWP operator for multimedia processing using redundant data representation" IJISCE, Int. Journal of Information Sciences and Computer Engineering Vol. 1, No. 1, pp.45-52, may 2010. www.ijisce.org


For better performance and efficiency, high speed reconfigurable computation units are required in processor design. However the reconfiguration overheads like interconnection cost and reconfiguration time delay reduce the benefits of reconfigurable processors. At the same time within the arithmetic operators, the speed of operations on binary data cannot be increased beyond certain limits because of the inherited carry propagation at any stage of the addition. In this paper to address both reconfiguration and computation time issues, a high speed reconfigurable operator is proposed for multimedia applications. This operator provides reconfigurability at both the operation level (different multimedia oriented operations) and at the data size level (different pixel data sizes) through the use of multimedia oriented subword parallelism (SWP). The speed of the different arithmetic operations is improved through the use of a carry propagation free addition on the redundant data representation. For multimedia applications, this operator ensures reconfigurability with high resource utilization along with high speed operations.

Keywords: multimedia processing, data level parallelism, carry propagation free addition, reconfigurable systems, embedded systems

Réalisé avec le CMS Plone, le système de gestion de contenu Open Source

Ce site respecte les normes suivantes :