Outils personnels
Vous êtes ici : Accueil Papers/Presentations ARC 2009
Actions sur le document

ARC 2009

Par Emmanuel CasseauDernière modification 12/01/2009 08:45

Reconfigurable Operator Based Multimedia Embedded Processor, D. Menard, E. Casseau, S. Khan, O. Sentieys, S. Chevobbe, S. Guyetant, R. David, ARC 2009 Workshop on Applied Reconfigurable Computing, 6th–18th March 2009, Karlsruhe, Germany

Reconfigurable Operator Based Multimedia Embedded Processor
D. Menard, E. Casseau, S. Khan, O. Sentieys, S. Chevobbe, S. Guyetant, R. David

Abstract:
Image processing applications need embedded devices that can integrate evolutionary standards or various standards, that is to say devices have to be flexible to implement different algorithms at different times. In other respects these devices are constrained with stringent power requirements as well as high performance. Reconfigurable processor can address these points. However, previous reconfigurable architectures suffer from their interconnect cost and do not meet low power constraints. In this paper preliminary work about the design of a reconfigurable processor based on a coarse-grain granularity tailored for multimedia applications is presented. The architecture is flexible and scalable. Coarse-grain operators can be optimized in term of the function they implement, the data word-length and the parallelism speed-up. The processor is designed to limit interconnection overhead.


Réalisé avec le CMS Plone, le système de gestion de contenu Open Source

Ce site respecte les normes suivantes :